

A

10/13/00
10/13/00
09/689930
PTO
U.S. 916

Transmitted herewith for filing is the Patent Application of:

Inventor: **CHUNG-SHI LIU AND CHIH-CHENG LIN**

For: **NEW DUAL DAMASCENE PROCESS**

Enclosed are:

- ☒ 2 sheets of drawing(s) - formal.
- ☒ An assignment of the invention to **Taiwan Semiconductor Manufacturing Company**
- ☐ An associate power of attorney

The filing fee has been calculated as shown below:

	(Col. 1)	(Col. 2)	OTHER THAN A SMALL ENTITY	
FOR:	NO. FILED	NO. EXTRA	RATE	FEE
BASIC FEE				\$ 710.
TOTAL CLAIMS	30 -20=	10	x 18 =	\$ 180.
INDEP CLAIMS	3 -3=	0	x 80 =	\$ 0.
MULTIPLE DEPENDENT CLAIM PRESENTED			+ 260 =	
			SUB TOTAL	\$ 890.
			ASSIGNMENT	\$40.
			TOTAL	\$ 930.

- ☒ Please charge my Deposit Account No. 19-0033 in the amount of \$ 930. A duplicate copy of this sheet is enclosed.
- ☒ The Commissioner is hereby authorized to charge payment of the following fees associated with this communication or credit any overpayment to Deposit Account No. 19-0033. A duplicate copy of this sheet is enclosed.
- ☒ Any additional filing fees required under 37 CFR \$1.16.
- ☒ Any patent application processing fees under 37 CFR \$1.17.

Respectfully submitted,
George O. Saile
GEORGE O. SAILE, REG. NO. 19,572

NEW DUAL DAMASCENE PROCESS

BACKGROUND OF THE INVENTION

(1) FIELD OF THE INVENTION

This invention relates to a method of fabrication used for semiconductor integrated circuit devices, and more specifically, to the formation of self-aligned dual damascene interconnects and vias, which incorporates two positive photoresist systems, which have different wavelength sensitivities, to form trench/via openings with only a two-step etching process.

DESCRIPTION OF RELATED ART

It remains a challenge in dual damascene processing to develop simplified processing with fewer processing steps, both photo and etch steps, to achieve the trench/via patterning and formation of trench and via openings.

As a background to the current invention, the damascene wiring interconnects (and/or studs) are formed by depositing a dielectric layer on a planar surface, patterning it using photolithography and oxide reactive ion etch (RIE), then filling the recesses with conductive metal. The excess metal is removed by chemical mechanical polishing (CMP), while the

troughs or channels remain filled with metal. For example, damascene wiring lines can be used to form bit lines in DRAM devices, with processing similar to the formation of W studs in the logic and DRAM devices.

Key to the damascene processing approach is that the deposited conductive metal is deposited into a previously deposited patterned insulator. This is desirable because mask alignment, dimensional control, rework, and the etching process are all easier when applied to a dielectric rather than metal films. Damascene processing achieves these benefits by shifting the enhanced filling and planarization requirements from dielectric to metal films, and by shifting control over interconnect thickness from metal deposition to insulator patterning and metal chem-mech polishing.

The related Prior Art background patents will now be described in this section.

U.S. Pat. No. 5,877,076 entitled "Opposed Two-Layered Photoresist Process for Dual Damascene Patterning" granted Mar. 2, 1999 to Dai teaches a dual damascene photo process using two photoresist layers with opposite types, one

positive and one negative, photo sensitivities and a two-step exposure. A layer of positive type chemical amplification resist is deposited over the composite dielectric layer. The resist is next trench line patterned by exposing and developing it through a dark field mask. This is followed by cross-linking the remaining resist by performing a hard-bake. A negative type resist is formed over the positive resist, and contact via hole patterned through a clear field mask. Patterns are transferred in the underlying dielectrics by etching, to form trench line and contact via hole openings for dual damascene processing.

U.S. Pat. No. 5,877,075 entitled "Dual Damascene Process Using Single Photoresist Process" granted Mar. 2, 1999 to Dai et al. describes a dual damascene process using a silylation process with a single photoresist process and a two-step exposure. A substrate is provided with a tri-layer of insulation formed thereon. A layer of photoresist is formed on the substrate and is imaged with a hole pattern by exposure through a dark field mask. Hole is formed in the photoresist by a wet etch. As a key step, the photoresist is next subjected to post-exposure bake such that the sensitivity of the photoresist is still retained. The same

photoresist layer is then exposed for the second time for aligned line patterning using a "clear-field" mask. The line patterned region is cross-linked by performing pre-silylation bake, which region in turn is not affected by the subsequent silylation process that forms a silicon rich mask in the field surrounding the hole and line patterns. Through a series of process steps, hole and line patterns are formed in the insulation layer, and metal is deposited in a dual damascene process.

U.S. Pat. No. 5,882,996 entitled "Method of Self-Aligned Dual Damascene Patterning Using Developer Soluble ARC Interstitial Layer" granted Mar.16, 1999 to Dai describes a method for patterning dual damascene interconnections in semiconductor chips through the use of a developer soluble ARC interstitial layer. This is accomplished by providing a silicon substrate having a composite layer of insulation deposited thereon whereby said composite layer comprises a first layer of dielectric separated from a second layer of dielectric by an intervening intermediate layer of silicon nitride. Then, two layers of photoresist are deposited with an intervening interstitial layer of water soluble anti-reflective coating (ARC). The ARC, having a relatively

high refractive index, serves as a barrier to light so that the top layer of photoresist is first line patterned without affecting the second layer. The second layer of photoresist is next hole patterned. The hole pattern is transferred into the top dielectric layer and the intervening silicon nitride layer by etching. The line pattern in the first photoresist layer is etched into the top dielectric layer at the same time the hole pattern is transferred from the top dielectric layer into the bottom dielectric layer by the same etching process. The photoresist layers are then removed and the dual damascene structure formed is filled with metal forming the metal line and hole interconnection on the semiconductor substrate.

U.S. Pat. No. 5,906,911 entitled "Process of Forming a Dual Damascene Structure in a Single Photoresist Film" granted May 25, 1999 to Cote describes a dual damascene process using just one single layer of photoresist with two photomasks and selective silylation. The process includes the steps of forming a photoresist film on a substrate, pattern exposing the photoresist film to form a first pattern in the photoresist film, and forming an etch resistant layer in the first pattern. The photoresist film is pattern exposed a

second time to form a second pattern in the photoresist film. After several more process steps and etching, dual damascene trench and via opens are formed.

U.S. Pat. No. 5,936,707 entitled "Multi-Level Reticle System and Method for Forming Multi-Level Resist Profiles" granted Aug. 10, 1999 to Nguyen et al. teaches a dual damascene photo process using single photoresist process. A method is described for making a multi-level reticle which transmits a plurality of incident light intensities, which in turn, are used to form a plurality of thickness in a photoresist profile. A partially transmitting film, used as one of the layers of the reticle, is able to provide an intermediate intensity light. The intermediate intensity light has an intensity approximately midway between the intensity of the unattenuated light passing through the reticle substrate layer, and the totally attenuated light blocked by an opaque layer of the reticle. The exposed photoresist receives light at two intensities to form a via hole in the resist in response to the higher intensity light, and a connecting line to the via at an intermediate level of the photoresist in response to the intermediate light intensity. A method for forming the multilevel resist profile

from the multi-level reticle is provided as well as a multi-level reticle apparatus.

SUMMARY OF THE INVENTION

It is a general object of the present invention to provide a new and improved method of forming semiconductor integrated circuit devices, and more specifically, in the formation of self-aligned dual damascene interconnects and vias, which incorporates two positive photoresist systems, which have different wavelength sensitivities, to form trench/via openings with only a two-step etching process.

In general, the use of a "high contrast" positive photoresist system has been developed that responds over a narrow range of exposure intensity, to eliminate blurred edges of the pattern, and the resist system exposure sensitivity is optimized for wavelengths, deep-UV (248nm) for the top layer of resist, the trench pattern, and I-line (365nm) for the bottom layer of resist, the via pattern. The resist system provides a process in dual damascene for trench/via formation and has the following properties: selective etch resistance, thermal stability during

processing, ease of processing and developing, and good adhesion properties. There are many ways for UV-sensitive polymer systems to cross-link, degrade, or undergo molecular rearrangement when irradiated. The selective irradiated area or exposed area becomes soluble, relative to the unexposed region, for this positive resist system.

The dual damascene process is accomplished by providing a semiconductor silicon substrate with an interlevel dielectric (ILD) layer and with the first level of metal copper wiring being defined, embedded in the a layer of insulator. The first embodiment of the present invention starts with these layers in place. Composite layers of insulation are deposited thereon, whereby the composite layers are comprised of a first and a second layer of low dielectric constant oxide, both having by an etch stop layer of silicon nitride beneath each layer. On top of the second layer of low dielectric constant oxide is a layer of silicon oxynitride. Key to the present invention is the subsequent use of two layers of different positive photo resists, possessing different exposure wavelength sensitivities. In addition, the two layers of photoresist exhibit different

etch resistant properties, for subsequent selective reactive ion etching steps.

Firstly, a layer of positive photoresist, which is sensitive to only I-line (365nm) radiation, termed PR1 for reference, is coated on top of the silicon oxynitride layer. This layer of photoresist is then exposed to I-line radiation and developed using a mask that patterns the contact via hole opening. Secondly, another layer of photoresist positive resist, sensitive to deep-UV (248nm), termed PR2 for reference, is coated on top of the via patterned first layer of resist, PR1. This second layer of photoresist, PR2, is then exposed to deep-UV and developed using a mask that patterns the trench or line opening. This second resist process, for PR2, does not affect the exposed and developed bottom layer of resist, PR1 which is only sensitive to I-line (365nm) radiation. Next, the trench line pattern and via hole pattern, patterned in the two layers of resist, are transferred into the composite layers of insulation by a two-step, selective reactive ion etch process.

Firstly, the via hole pattern in the first photoresist layer is etched into the top dielectric layer, stopping on

the top etch stop layer. Secondly, both the trench line pattern and the remaining via hole pattern are simultaneously etched selectively by reactive ion etch. A change of etch chemistry is performed for the second etch step. This etch step etches through the exposed overhanging layer of photoresist, PR1, and through the exposed top dielectric layer stopping on the etch stop for trench line opening formation. At the same time, the etch step etches through the exposed intermediate thin etch stop layer and through the exposed bottom dielectric layer, stopping on the etch stop layer for the via hole opening. Thus, the hole pattern is simultaneously transferred from the top dielectric layer into the bottom dielectric layer by the same etching process. Hence, trench line opening and via hole opening are formed for a dual damascene process.

As an alternate two-step etching process, the via hole opening can be completely formed in the first step of a two-step etch and then the trench opening can be completely formed in the second step of a two-step etch. The remaining photoresist is stripped by ashing, thus forming trench line opening and via hole opening for a dual damascene process.

Note, the use of etch stop layers in this invention for both alternates of the two-step etch process are optional.

After the photoresist layers are stripped away by ashing and any remaining etch stop material is removed, the dual damascene structure is ready for subsequent metal fill, forming metal line and contact via hole interconnections on the semiconductor substrate. The subsequent dual damascene processing steps include: deposition of copper metal with removal of the excess copper by chemical mechanical polish (CMP), thus forming inlaid copper interconnects and contact vias.

This invention has been summarized above and described with reference to the preferred embodiments. Some processing details have been omitted and are understood by those skilled in the art. More details of this invention are stated in the "DESCRIPTION OF THE PREFERRED EMBODIMENTS" section.

BRIEF DESCRIPTION OF THE DRAWINGS

The object and other advantages of this invention are best described in the preferred embodiments with reference to the attached drawings that include:

Figs. 1A - 1B, which in cross-sectional representation illustrate the first part of the method in the first embodiment of the present invention, the I-line (365nm) sensitive resist coating and start of the via hole opening pattern definition.

Figs. 2A - 2B, which in cross-sectional representation illustrate the second part of the method in the second embodiment of the present invention, the deep-UV (248nm) sensitive resist coating and start of the trench or line opening pattern definition.

Figs. 3A - 3B, which in cross-sectional representation illustrate the final part of the methods of the present invention, the end result of the two-step etching process showing the final dual damascene trench or line opening and contact via hole opening, for subsequent inlaid metal fill.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

It is a general object of the present invention to provide a new and improved method of forming semiconductor integrated circuit devices, and more specifically, in the formation of self-aligned dual damascene interconnects and

vias, which incorporates two positive photoresist systems, which have different wavelength sensitivities, to form trench/via openings with only a two-step etching process.

In general, the use of a "high contrast" positive photoresist system has been developed that responds over a narrow range of exposure intensity, to eliminate blurred edges of the pattern, and the resist system exposure sensitivity is optimized for wavelengths, deep-UV (248nm) for the top layer of resist, the trench pattern, and I-line (365nm) for the bottom layer of resist, the via pattern. The resist system provides a process in dual damascene for trench/via formation and has the following properties: selective etch resistance, thermal stability during processing, ease of processing and developing, and good adhesion properties. There are many ways for UV-sensitive polymer systems to cross-link, degrade, or undergo molecular rearrangement when irradiated. The selective irradiated area or exposed area becomes soluble, relative to the unexposed region, for this positive resist system.

Key to the present invention is the subsequent use of two layers of different positive photoresists, possessing

different exposure wavelength sensitivities. In addition, the two layers of photoresist exhibit different etch resistant properties, for subsequent selective reactive ion etching steps.

Referring to Fig. 1A, which in cross-sectional representation, shows a semiconductor silicon substrate 1 with an interlevel dielectric (ILD) layer 2 and with the first level of metal copper wiring 3 being defined, embedded in the a layer of insulator (not shown in Figs.). The first embodiment of the present invention starts with these layers in place. Next, a silicon nitride etch stop layer 4 is deposited on the metal copper wiring layer 3. Next, a low dielectric constant layer 5 is deposited over the passivation layer 4. Another silicon nitride etch stop layer 6, an intermediate etch stop layer, is deposited in a thickness from approximately 200 to 500 Angstroms, over the first low dielectric constant layer 5. Another low dielectric constant layer 7 is deposited over the silicon nitride etch stop layer 6 and a passivating, top insulating layer, anti-reflective coating (ARC) of silicon oxynitride 8, thickness approximately 300 to 1000 Angstroms, is placed over the second low dielectric constant layer 7.

As sketched in Fig. 1A, the composite layers of insulation are low dielectric constant dielectric material which are selected from the group consisting of SiOF_x , SiOC_x , SiOH_x , in a thickness from approximately 4000 to 1200 Angstroms for the first layer of dielectric (5), and in a thickness from approximately 4000 to 8000 Angstroms for the second layer of dielectric (7).

Again referring to Fig. 1A, which in cross-sectional representation shows the first embodiment of this invention. Firstly, a layer of positive photoresist 9, which is sensitive to only I-line (365nm) radiation, termed PR1 for reference, is coated on top of the silicon oxynitride 8 layer. This layer of photoresist 9 is then exposed to I-line radiation 10 and developed using a mask 11 that patterns the contact via hole opening, in the exposed resist 12. Referring to Fig. 1B, which in cross-sectional representation shows the result of the first embodiment of this invention, the patterned photoresist 9 with contact via hole opening 13.

Referring to Fig. 2A, which in cross-sectional representation shows the second embodiment of this invention. Another layer of photoresist positive resist 20, sensitive to deep-UV (248nm), termed PR2 for reference, is coated on top

of the via patterned first layer of resist 9, termed PR1. This second layer of photoresist 20 is then exposed to deep-UV (23) and developed using a mask 21 that patterns the trench or line opening 22. This second resist process does not affect the exposed and developed bottom layer of resist 9, which is only sensitive to I-line (365nm) radiation.

Referring to Fig. 2B, which in cross-sectional representation shows the result of the second embodiment of this invention, the patterned photoresist 20 with trench or line opening 22 patterned. Thus, trench line pattern 22 and via hole pattern 13, patterned in the two layers of resist, are formed. These patterns in subsequent etch steps are transferred into the composite layers of insulation by a two-step, selective reactive ion etch process.

The two photoresists that are used in this invention, termed PR1 and PR2, are both positive resists and are chemical amplification resists (CAR) with photo acid generator (PAG) component. For PR1, there is a hardening bake of between 100 to approximately 200 °C. The developer for both resists is TMAH. PR1 resist thickness is between approximately 6,000 to 10,000 Angstroms and is exposed to

Referring to Figs. 3A - 3B, which in cross-sectional representation shows the final results of embodiments of the present invention. In Fig. 3A, the remaining photoresist shown (9), is subsequently stripped away by ashing, as shown in Fig. 3B. As shown in Fig. 5B, thus is formed trench line opening 50 and via hole opening 52 for a dual damascene process. Note that in etching the trench and via openings, the photoresist also becomes partially consumed during the etching.

-17-

process. Details of the two-step, selective reactive ion etch process are as follows. As shown in Fig. 3A, the following is a list of the various layers of insulator that are etched by this two-step, selective reactive ion etch process, etching down through: (8) the top SiON layer, the second layer of dielectric (7) underlying the first layer of photoresist (9), the intermediate layer of dielectric (6) under second layer of dielectric (7). Further, etching the composite layer of insulation transferring said trench line pattern into the first layer of photoresist (9) and into the second layer of dielectric (7) and transferring said via hole pattern into the intermediate layer of dielectric (6) and into the first layer of dielectric (5).

Details of the two-step, selective reactive ion etch process chemistry are as follows, to form dual damascene structure. The first step of process chemistry is as follows: for SiON and SiN etch CHF_3 , C_2F_6 , N_2 , O_2 , Ar, between 500 to 1200 Watts power, producing etch removal rates of between 1000 to 5000 Angstroms per minute. As part of the first step, the follow process chemistry is also applied: CO , C_4F_8 , C_2F_6 , Ar.

After the photoresist layers are stripped away by ashing and any remaining etch stop material (4), which is SiN or SiC, is removed by a second step of etching (as shown in Fig. 3B). The dual damascene structure is now ready for subsequent metal fill, forming metal line and contact via hole interconnections on the semiconductor substrate. The subsequent dual damascene processing steps include: deposition of copper metal with removal of the excess copper by chemical mechanical polish (CMP), thus forming inlaid copper interconnects and contact vias.

Details of the second step of etching to remove any SiN in the via are as follows. For via bottom opening, the following selective reactive ion etch process chemistry is used: CF_4 , Ar O_2 , CH_3F , between from 200 to 300 Watts power, producing etch rates from 1000 to 2000 Angstroms per minute.

While the invention has been particularly shown and described with reference to the preferred embodiments thereof, it will be understood by those skilled in the art that various changes in form and details may be made without departing from the spirit and scope of the invention.

What is claimed is:

<p> 1. 1990-1991 2. 1991-1992 3. 1992-1993 4. 1993-1994 5. 1994-1995 6. 1995-1996 7. 1996-1997 8. 1997-1998 9. 1998-1999 10. 1999-2000 11. 2000-2001 12. 2001-2002 13. 2002-2003 14. 2003-2004 15. 2004-2005 16. 2005-2006 17. 2006-2007 18. 2007-2008 19. 2008-2009 20. 2009-2010 21. 2010-2011 22. 2011-2012 23. 2012-2013 24. 2013-2014 25. 2014-2015 26. 2015-2016 27. 2016-2017 28. 2017-2018 29. 2018-2019 30. 2019-2020 31. 2020-2021 32. 2021-2022 33. 2022-2023 34. 2023-2024 35. 2024-2025 36. 2025-2026 37. 2026-2027 38. 2027-2028 39. 2028-2029 40. 2029-2030 41. 2030-2031 42. 2031-2032 43. 2032-2033 44. 2033-2034 45. 2034-2035 46. 2035-2036 47. 2036-2037 48. 2037-2038 49. 2038-2039 50. 2039-2040 51. 2040-2041 52. 2041-2042 53. 2042-2043 54. 2043-2044 55. 2044-2045 56. 2045-2046 57. 2046-2047 58. 2047-2048 59. 2048-2049 60. 2049-2050 61. 2050-2051 62. 2051-2052 63. 2052-2053 64. 2053-2054 65. 2054-2055 66. 2055-2056 67. 2056-2057 68. 2057-2058 69. 2058-2059 70. 2059-2060 71. 2060-2061 72. 2061-2062 73. 2062-2063 74. 2063-2064 75. 2064-2065 76. 2065-2066 77. 2066-2067 78. 2067-2068 79. 2068-2069 80. 2069-2070 81. 2070-2071 82. 2071-2072 83. 2072-2073 84. 2073-2074 85. 2074-2075 86. 2075-2076 87. 2076-2077 88. 2077-2078 89. 2078-2079 90. 2079-2080 91. 2080-2081 92. 2081-2082 93. 2082-2083 94. 2083-2084 95. 2084-2085 96. 2085-2086 97. 2086-2087 98. 2087-2088 99. 2088-2089 100. 2089-2090 101. 2090-2091 102. 2091-2092 103. 2092-2093 104. 2093-2094 105. 2094-2095 106. 2095-2096 107. 2096-2097 108. 2097-2098 109. 2098-2099 110. 2099-2100 111. 2100-2101 112. 2101-2102 113. 2102-2103 114. 2103-2104 115. 2104-2105 116. 2105-2106 117. 2106-2107 118. 2107-2108 119. 2108-2109 120. 2109-2110 121. 2110-2111 122. 2111-2112 123. 2112-2113 124. 2113-2114 125. 2114-2115 126. 2115-2116 127. 2116-2117 128. 2117-2118 129. 2118-2119 130. 2119-2120 131. 2120-2121 132. 2121-2122 133. 2122-2123 134. 2123-2124 135. 2124-2125 136. 2125-2126 137. 2126-2127 138. 2127-2128 139. 2128-2129 140. 2129-2130 141. 2130-2131 142. 2131-2132 143. 2132-2133 144. 2133-2134 145. 2134-2135 146. 2135-2136 147. 2136-2137 148. 2137-2138 149. 2138-2139 150. 2139-2140 151. 2140-2141 152. 2141-2142 153. 2142-2143 154. 2143-2144 155. 2144-2145 156. 2145-2146 157. 2146-2147 158. 2147-2148 159. 2148-2149 160. 2149-2150 161. 2150-2151 162. 2151-2152 163. 2152-2153 164. 2153-2154 165. 2154-2155 166. 2155-2156 167. 2156-2157 168. 2157-2158 169. 2158-2159 170. 2159-2160 171. 2160-2161 172. 2161-2162 173. 2162-2163 174. 2163-2164 175. 2164-2165 176. 2165-2166 177. 2166-2167 178. 2167-2168 179. 2168-2169 180. 2169-2170 181. 2170-2171 182. 2171-2172 183. 2172-2173 184. 2173-2174 185. 2174-2175 186. 2175-2176 187. 2176-2177 188. 2177-2178 189. 2178-2179 190. 2179-2180 191. 2180-2181 192. 2181-2182 193. 2182-2183 194. 2183-2184 195. 2184-2185 196. 2185-2186 197. 2186-2187 198. 2187-2188 199. 2188-2189 200. 2189-2190 201. 2190-2191 202. 2191-2192 203. 2192-2193 204. 2193-2194 205. 2194-2195 206. 2195-2196 207. 2196-2197 208. 2197-2198 209. 2198-2199 210. 2199-2200 211. 2200-2201 212. 2201-2202 213. 2202-2203 214. 2203-2204 215. 2204-2205 216. 2205-2206 217. 2206-2207 218. 2207-2208 219. 2208-2209 220. 2209-2210 2</p>	
---	--

1. A method of photoresist processing comprising:
- providing a substrate over which is formed composite layers of insulation comprising a first layer of dielectric separated from a second layer of dielectric by an
- 5 intermediate etch stop layer of dielectric;
- forming a top dielectric layer over said composite layers of dielectric;
- forming a first photoresist layer over said composite layers of dielectric insulation and top insulating layer;
- 10 patterning a via hole pattern in said first photoresist layer by exposing to I-line 365nm radiation and developing;
- forming a second photoresist layer over via patterned said first photoresist layer;
- patterning a trench line pattern in second photoresist
- 15 layer by exposing to deep-UV 248nm radiation and developing;
- etching top and second layer of dielectric underlying first layer of photoresist using the via hole pattern layer;
- etching said intermediate layer of dielectric under said second layer of dielectric using the first layer of
- 20 photoresist as a mask;
- etching said composite layer of insulation transferring said trench line pattern into said first layer of photoresist and into said second layer of dielectric and transferring said via hole pattern into said intermediate layer of
- 25 dielectric and into said first layer of dielectric;
- removing said layers of photoresist and filling the trench line and via hole openings with metal.

2. The method of claim 1, wherein said substrate is semiconductor single crystal silicon or an IC module.

3. The method of claim 1, wherein said composite layers of insulation are low dielectric constant dielectric material which are selected from the group consisting of SiOF_x , SiOC_x , SiOH_x , in a thickness from approximately 4000 to 1200 Angstroms for said first layer of dielectric and in a thickness from approximately 4000 to 8000 Angstroms for said second layer of dielectric.

4. The method of claim 1, wherein said intermediate etch stop layer of dielectric is selected from the group consisting of silicon nitride, Si_xN_y , in a thickness from approximately 200 to 500 Angstroms, and can used in tandem with another etch stop layer or without said etch stop layers.

5. The method of claim 1, wherein said top insulating layer is silicon oxynitride, SiON , in a thickness from approximately 300 to 1000 Angstroms.

6. The method of claim 1, wherein said first photoresist layer is positive type photoresist selected from the group consisting of I-line positive resists, in a thickness from approximately 6000 to 10000 Angstroms and is

selectively sensitive to and exposed to ultraviolet light
I-line radiation of wavelength 365nm.

7. The method of claim 1, wherein said second
5 photoresist layer is positive type photoresist selected from
the group consisting of positive DUV, 248nm photoresist, in a
thickness from approximately 5000 to 10000 Angstroms and is
selectively sensitive to and exposed to ultraviolet light
deep-UV radiation of wavelength 248nm.

10

8. The method of claim 1, wherein said etching is
performed in a two-step etch , selective reactive ion etch,
RIE, with the first step process chemistry, for etching SiON
and SiN: CHF₃, C₂F₆, N₂ O₂ Ar, between 500 to 1200 Watts
15 power, producing etch removal rates of between 1000 to 5000
Angstroms per minute, next applying: CO, C₄F₈, C₂F₆, Ar; the
second step of etching to removing any SiN in the via: CF₄,
Ar O₂, CH₃F, between from 200 to 300 Watts power, producing
etch rates from 1000 to 2000 Angstroms per minute, thus both
20 the trench and via openings are formed in a dual damascene
process.

9. The method of claim 1, wherein the dual damascene
trench/via is lined with a diffusion barrier, filled with
25 conducting metal and whereby the excess metal is removed by
chemical mechanical polish.

10. The method of claim 1, wherein multilevel conducting layers are fabricated by repeating the process steps described in the method of claim 1.

5 11. A method of dual damascene patterning by use of two-layered photoresist process, having different wavelength sensitivities for each layer, comprising:

providing a substrate over which is formed composite layers of insulation wherein said composite layers comprise a
10 first layer of dielectric separated from a second layer of dielectric by an intermediate etch stop layer of dielectric and etch stop layer of dielectric below the first layer of dielectric;

forming a top dielectric layer over said composite
15 layers of dielectric;

forming a first photoresist layer over said composite layers of dielectric insulation and said top dielectric layer;

patterning a via hole pattern in said first photoresist
20 layer composed by exposing to I-line 365nm radiation and developing said first photoresist layer by using a via hole mask;

forming a second photoresist layer over said first photoresist layer;

25 patterning a trench line pattern in said second photoresist layer by exposing to deep-UV 248nm radiation and

developing said second photoresist layer by using a trench line mask;

etching, in two-step process, said second layer of dielectric underlying said first layer of photoresist using the via hole patterned layer of the first photoresist as a mask and transferring said via hole pattern into said second layer of dielectric;

etching said intermediate layer of dielectric under said second layer of dielectric using the first layer of photoresist as a mask and transferring said via hole pattern in said layer of photoresist into said intermediate layer of dielectric;

etching said composite layer of insulation transferring said trench line pattern into said first layer of photoresist and into said second layer of dielectric to form a trench line opening, and at the same time transferring said via hole pattern into said intermediate layer of dielectric and into said first layer of dielectric to form a via hole opening;

removing said layers of photoresist and any exposed insulating material in the trench line opening and via hole opening;

depositing metal into the trench line and via hole opening with subsequent removal of excess metal by chemical mechanical polishing back, to form inlaid conducting interconnects lines and contact vias, in a dual damascene process.

12. The method of claim 11, wherein said substrate is semiconductor single crystal silicon or an IC module.

13. The method of claim 11, wherein said composite
5 layers of insulation are low dielectric constant dielectric material which are selected from the group consisting of SiOF_x , SiOC_x , SiOH_x , in a thickness from approximately 4000 to 1200 Angstroms for said first layer of dielectric and in a thickness from approximately 4000 to 8000 Angstroms for said
10 second layer of dielectric.

14. The method of claim 11, wherein said intermediate etch stop layer of dielectric is selected from the group consisting of silicon nitride, Si_xN_y , in a thickness from
15 approximately 200 to 500 Angstroms, and can used in tandem with another etch stop layer or without said etch stop layers.

15. The method of claim 11, wherein said top insulating
20 layer is silicon oxynitride, SiON , in a thickness from approximately 300 to 1000 Angstroms.

16. The method of claim 11, wherein said first photoresist layer is positive type photoresist selected from
25 the group consisting of I-line positive resists, in a thickness from approximately 6000 to 10000 Angstroms and is

selectively sensitive to and exposed to ultraviolet light
I-line radiation of wavelength 365nm.

17. The method of claim 11, wherein said second
5 photoresist layer is positive type photoresist selected from
the group consisting of positive DUV, 248nm photoresist, in a
thickness from approximately 5000 to 10000 Angstroms and is
selectively sensitive to and exposed to ultraviolet light
deep-UV radiation of wavelength 248nm.

10

18. The method of claim 11, wherein said etching is
performed in a two-step etch , selective reactive ion etch,
RIE, with the first step process chemistry, for etching SiON
and SiN: CHF_3 , C_2F_6 , N_2 O_2 Ar, between 500 to 1200 Watts
15 power, producing etch removal rates of between 1000 to 5000
Angstroms per minute, next applying: CO , C_4F_8 , C_2F_6 , Ar; the
second step of etching to removing any SiN in the via: CF_4 ,
Ar O_2 , CH_3F , between from 200 to 300 Watts power, producing
etch rates from 1000 to 2000 Angstroms per minute, thus both
20 the trench and via openings are formed in a dual damascene
process.

19. The method of claim 11, wherein the dual damascene
trench/via is lined with a diffusion barrier, filled with
25 conducting metal and whereby the excess metal is removed by
chemical mechanical polish.

20. The method of claim 11, wherein multilevel conducting layers are fabricated by repeating the process steps described in the method of claim 11.

5 21. A method of dual damascene patterning by use of two-layered photoresist process, having different wavelength sensitivities for each layer, comprising:

providing a substrate over which is formed composite layers of insulation wherein said composite layers comprise a
10 first layer of dielectric separated from a second layer of dielectric by an intermediate etch stop layer of dielectric and etch stop layer of dielectric below the first layer of dielectric;

forming a top dielectric layer over said composite
15 layers of dielectric;

forming a first photoresist layer composed of polymer over said composite layers of dielectric insulation and said top dielectric layer;

patterning a via hole pattern in said first photoresist
20 layer composed of polymer, positive type, by exposing to I-line 365nm radiation and developing said first photoresist layer by using a via hole mask;

forming a second photoresist layer composed of polymer over said first photoresist layer;

25 patterning a trench line pattern in said second photoresist layer composed of, polymer, positive type, by

exposing to deep-UV 248nm radiation and developing said second photoresist layer by using a trench line mask;

etching in the first of a two-step selective reactive ion etch process using the following gases, for step one:

5 CHF₃, C₂F₆, N₂ O₂ Ar / CO, C₄F₈, C₂F₆, Ar, producing trench and via openings;

etching in the second of a two-step selective reactive ion etch process using the following gases, for step two: CF₄, Ar O₂, CH₃F, removing SiN for bottom of via opening;

10 etching said second layer of dielectric underlying the first layer of photoresist using the via hole patterned layer of the first photoresist as a mask and transferring said via hole pattern into said second layer of dielectric, by etch step one above ;

15 etching said intermediate layer of dielectric under said second layer of dielectric using the first layer of photoresist as a mask and transferring said via hole pattern in said layer of photoresist into said intermediate layer of dielectric, by etch step one above;

20 etching said composite layer of insulation transferring said trench line pattern into said first layer of photoresist and into said second layer of dielectric to form a trench line opening, and at the same time transferring said via hole pattern into said intermediate layer of dielectric and into
25 said first layer of dielectric to form a via hole opening, by etch step one above;

removing said layers of photoresist and any exposed insulating material in the trench line opening and via hole opening by ashing and by etch step two above;

depositing metal into the trench line and via hole opening with subsequent removal of excess metal by chemical mechanical polishing back, to form inlaid conducting interconnects lines and contact vias, in a dual damascene process.

22. The method of claim 21, wherein said substrate is semiconductor single crystal silicon or an IC module.

23. The method of claim 21, wherein said composite layers of insulation are low dielectric constant dielectric material which are selected from the group consisting of SiOF_x , SiOC_x , SiOH_x , in a thickness from approximately 4000 to 1200 Angstroms for said first layer of dielectric and in a thickness from approximately 4000 to 8000 Angstroms for said second layer of dielectric.

24. The method of claim 21, wherein said intermediate etch stop layer of dielectric is selected from the group consisting of silicon nitride, Si_xN_y , in a thickness from approximately 200 to 500 Angstroms, and can used in tandem with another etch stop layer or without said etch stop layers.

25. The method of claim 21, wherein said top insulating layer is silicon oxynitride, SiON, in a thickness from approximately 300 to 1000 Angstroms.

5 26. The method of claim 21, wherein said first photoresist layer is positive type photoresist selected from the group consisting of I-line positive resists, in a thickness from approximately 6000 to 10000 Angstroms and is selectively sensitive to and exposed to ultraviolet light
10 I-line radiation of wavelength 365nm.

27. The method of claim 21, wherein said second photoresist layer is positive type photoresist selected from the group consisting of positive DUV, 248nm photoresist, in a
15 thickness from approximately 5000 to 10000 Angstroms and is selectively sensitive to and exposed to ultraviolet light deep-UV radiation of wavelength 248nm.

28. The method of claim 21, wherein said etching is
20 performed in a two-step etch , selective reactive ion etch, RIE, with the first step process chemistry, for etching SiON and SiN: CHF₃, C₂F₆, N₂ O₂ Ar, between 500 to 1200 Watts power, producing etch removal rates of between 1000 to 5000 Angstroms per minute, next applying: CO, C₄F₈, C₂F₆, Ar; the
25 second step of etching to removing any SiN in the via: CF₄, Ar O₂, CH₃F, between from 200 to 300 Watts power, producing etch rates from 1000 to 2000 Angstroms per minute, thus both

the trench and via openings are formed in a dual damascene process.

29. The method of claim 21, wherein the dual damascene
5 trench/via is lined with a diffusion barrier, filled with
conducting metal and whereby the excess metal is removed by
chemical mechanical polish.

30. The method of claim 21, wherein multilevel
10 conducting layers are fabricated by repeating the process
steps described in the method of claim 21.

15

ABSTRACT

Key to the present invention is the subsequent use of two layers of different positive photoresists, possessing different exposure wavelength sensitivities. It is a general object of the present invention to provide a new and improved method of forming semiconductor integrated circuit devices, and more specifically, in the formation of self-aligned dual damascene interconnects and vias, which incorporates two positive photoresist systems, which have different wavelength sensitivities, to form trench/via openings with only a two-step etching process. In addition, the two layers of photoresist exhibit different etch resistant properties, for subsequent selective reactive ion etching steps. The use of a "high contrast" positive photoresist system has been developed wherein the resist system exposure sensitivity is optimized for wavelengths, deep-UV (248nm) for the top layer of resist, the trench pattern, and I-line (365nm) for the bottom layer of resist, the via pattern. The resist system provides a process in dual damascene for trench/via formation and has the following properties: selective etch resistance, thermal stability during processing, ease of processing and developing, and good adhesion properties.




FIG. 1A




FIG. 1B




FIG. 2A




FIG. 2B




FIG. 3A




FIG. 3B

DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION

DOCKET NO TSMC99-656

As a below named Inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name;

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled **New Dual Damascene Process**

the specification of which (check one)

X is attached hereto.

was filed on _____

Application Serial No _____

and was amended on _____

(if applicable)

I hereby state that I have reviewed and understand the contents of the above Identified specification including the claims, as amended by any amendment referred to above

I acknowledge the duty to disclose information which is material to the examination of this application in accordance with Title 37, Code of Federal Regulations, §1.56(a).

I hereby claim foreign priority benefits under Title 35, United States Code §119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Prior Foreign Application(s)

Priority Claimed:

(Number)	(Country)	(Day/Month/Year Filed)
(Number)	(Country)	(Day/Month/Year Filed)

I hereby claim the benefit under Title 35, United States Code §120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, §112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, §1.56(a) which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

(Application Serial No.)	(Filing Date)	(Status) (patented, pending, abandoned)
--------------------------	---------------	---

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith. (list name & registration no.)

GEORGE O. SAILE. (Reg. No. 19,572), STEPHEN B. ACKERMAN (Reg. No. 37,761)

Send Correspondence to: 20 MCINTOSH DRIVE, POUGHKEEPSIE, NEW YORK 12603

Direct telephone Calls to: (name & telephone number) GEORGE O. SAILE NEW YORK 914 452 5863

Full name of sole or first inventor CHUNG - SHI LIU Date _____

Inventor's signature Chung-Shi Liu 8/24/2000

Residence 8F-5, No. 101, Chi-Yu Rd, Hsin-Chu, Taiwan

Citizenship Republic of China, Taiwan

Post Office Address 121 Park Ave 3, Science-Based Ind. Park, Hsin-Chu, Taiwan

DOCKET NO TSMC99-656

Full name of **second** inventor

Date _____

Chih-Cheng Lin
mentor's signature

8/24/2000

Inventor's signature

119 Dah-Lian St. Kaohsiung, Taiwan
Residence

Residence

Republic of China, Taiwan

Citizenship

121 Park Ave. 3, Science-Based Ind. Park, Hsin-Chu, Taiwan
Post Office Address

Post Office Address

Full name of third inventor

Date _____

Inventor's signature

Residence

Citizenship

Post Office Address

Full name of **fourth** inventor

Date _____

Inventor's signature

Residence

Citizenship

Post Office Address

Full name of **fifth** inventor

Date _____

Inventor's signature

Residence

Citizenship

Post Office Address

Full name of sixth inventor

Date _____

Inventor's signature

Residence

Citizenship

Post Office Address